

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	F	ILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/018,180		09/09/2002	Michael Offenberg	10191/2083	191/2083 8538	
26646	7590	01/10/2005		EXAMINER		
KENYON	& KENY	ON	ANDERSON, MATTHEW A			
ONE BROA NEW YORK		0004	ART UNIT	PAPER NUMBER		
11211 1014	., ., .			1765	1765	
				DATE MAILED: 01/10/2005.		

Please find below and/or attached an Office communication concerning this application or proceeding.

				<u> </u>
		Application No.	Applicant(s)	
		10/018,180	OFFENBERG ET AL.	
	Office Action Summary	Examiner	Art Unit	
		Matthew A. Anderson	1765	
Period fo	The MAILING DATE of this communication a or Reply	ppears on the cover sheet w	ith the correspondence address	
THE - External after of the control	MAILING DATE OF THIS COMMUNICATION ensions of time may be available under the provisions of 37 CFR of SIX (6) MONTHS from the mailing date of this communication. The provision of 37 CFR of SIX (6) MONTHS from the mailing date of this communication. The provision of the provision of 37 CFR of SIX (6) MONTHS from the mailing date of this communication. The provision of 37 CFR of SIX (6) MONTHS from the mailing date of this communication of the provision of 37 CFR of SIX (6) MONTHS from the mailing date of this communication of 37 CFR of SIX (6) MONTHS from the mailing date of this communication of 37 CFR of SIX (6) MONTHS from the mailing date of this communication of 37 CFR of SIX (6) MONTHS from the mailing date of this communication.	1.136(a). In no event, however, may a eply within the statutory minimum of thind will apply and will expire SIX (6) MO ute, cause the application to become A	reply be timely filed ty (30) days will be considered timely. NTHS from the mailing date of this communication BANDONED (35 U.S.C. § 133).	on.
Status		-		
1) 又	Responsive to communication(s) filed on 09	September 2002.		
/	•	nis action is non-final.		
	Since this application is in condition for allow		ters, prosecution as to the merits	is
-	closed in accordance with the practice under	r <i>Ex par</i> te Quayle, 1935 C.I). 11, 453 O.G. 213.	
Disposit	tion of Claims			
4)⊠	Claim(s) 10-19 is/are pending in the applicat	ion.		
	4a) Of the above claim(s) is/are withdo	rawn from consideration.		
5)[Claim(s) is/are allowed.			
6)⊠	Claim(s) 10-19 is/are rejected.			
7)	Claim(s) is/are objected to.			
8)□	Claim(s) are subject to restriction and	I/or election requirement.		
Applicat	tion Papers			
9)[The specification is objected to by the Exami	ner.		
10)⊠	The drawing(s) filed on 09 September 2002 i	s/are: a)⊠ accepted or b)∣	objected to by the Examiner.	
	Applicant may not request that any objection to the			
	Replacement drawing sheet(s) including the corre			
11)	The oath or declaration is objected to by the	Examiner. Note the attache	d Office Action or form PTO-152.	
Priority	under 35 U.S.C. § 119			•
a)	Acknowledgment is made of a claim for foreign All b) Some * c) None of: 1. Certified copies of the priority docume 2. Certified copies of the priority docume 3. Copies of the certified copies of the priority docume application from the International Bure See the attached detailed Office action for a li	ents have been received. ents have been received in a riority documents have been eau (PCT Rule 17.2(a)).	Application No n received in this National Stage	
				, .
Attachme		 □	0 (070 (10)	
	ce of References Cited (PTO-892) ce of Draftsperson's Patent Drawing Review (PTO-948)		Summary (PTO-413) (s)/Mail Date	
3) 🔯 Info	rmation Disclosure Statement(s) (PTO-1449 or PTO/SB/0 er No(s)/Mail Date 12/11/2001.		Informal Patent Application (PTO-152)	

Art Unit: 1765

DETAILED ACTION

Claim Rejections - 35 USC § 112

1. The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

2. Claim 19 recites the limitation "...depositing on polycrystalline region on the polycrystalline starting layer..." in lines 10-11. There is insufficient antecedent basis for this limitation in the claim.

The examiner suggests deletion of the words "on polycrystalline region".

The claim has been examined below as if this suggestion was accepted by the applicant.

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35U.S.C. 102 that form the basis for the rejections under this section made in thisOffice action:

A person shall be entitled to a patent unless -

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

Art Unit: 1765

4. Claims 10,12-15,17-18 are rejected under 35 U.S.C. 102(e) as anticipated by or, in the alternative, under 35 U.S.C. 103(a) as obvious over Clark et al. (US 6,067,858).

Clark et al. discloses a micro-machined vibratory rate gyroscope as described in the abstract to consist of a substrate and a vibratory structure (i.e. a functional plane). Figs. 24A-24G show the steps of the fabrication and the structure obtained. In Fig. 24 A, described in cols. 23 and 24, a single-crystalline silicon substrate is used. This substrate has oxide and polysilicon layers added. The polysilicon is patterned. A second substrate is processed as described in Fig. 24B. The wafer is described as Si on insulator (SOI) and has a oxide layer sandwiched between two single-crystal silicon layers. A trench is formed in the single-crystal Si forming the functional plane (i.e. the vibration sensor). Then, as shown in Fig. 24C the two substrates are bonded together and thinned to form the structure of Fig. 24D. In Fig. 24 E and 24F, integrated circuit processing is shown forming bonding pads (634) which may be conductive gold (col.24 lines 10-15). In Fig. 24 G, the final structure is shown after a capping substrate of glass or oxidized Si (640) is bonded. The functional plane (502 in Fig. 24G), the single-crystal Si substrate (602) of the covering plane (504), and printed circuit traces (606) of poly-Si on the covering plane are shown. The covering plane includes monocrystalline Si (aka single crystalline Si) with polysilicon thereon.

The examiner notes the product by process claims 10, 12-15, 17-18.

The examiner notes that the product of Clark et al. appears to be the same as that claimed despite the lack of a simultaneous (i.e. at the same time) deposition

Art Unit: 1765

of polycrystalline-silicon and monocrystalline-silicon in the process of making Clark et al.'s product.

Fig. 24 G of Clark et al. discloses a structure seemingly identical to that claimed. Although the applicant seeks to limit the process of Si deposition used to be simultaneous for both mono-crystalline and poly-crystalline Si, there is no apparent physical reason why these steps could not be sequential.

In the event that any differences can be shown for the product-by-process claims 10,12-15,17-18, as opposed to the product taught by the Clark et al. reference, such differences would have been obvious to one of ordinary skill in the art as a routine modification of the product in the absence of a showing of unexpected results; see also *In re Thorpe*, 227 USPQ 964 (Fed Cir. 1985).

Claim Rejections - 35 USC § 103

- 5. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 6. This application currently names joint inventors. In considering patentability of the claims under 35 U.S.C. 103(a), the examiner presumes that the subject matter of the various claims was commonly owned at the time any inventions covered therein were made absent any evidence to the contrary.

Art Unit: 1765

Applicant is advised of the obligation under 37 CFR 1.56 to point out the inventor and invention dates of each claim that was not commonly owned at the time a later invention was made in order for the examiner to consider the applicability of 35 U.S.C. 103(c) and potential 35 U.S.C. 102(e), (f) or (g) prior art under 35 U.S.C. 103(a).

7. Claim 11, 19 are rejected under 35 U.S.C. 103(a) as being unpatentable over Clark et al. (US 6,067,858) in view of Wolf et al. (Silicon Processing for the VLSI Era Volume1: Processing Technology, Lattice Press, Sunset Beach, CA,USA, pp. 151-156, 1986.).

Clark is described above.

Clark does not disclose a functional plane consisting of epitaxial growth layers on of monocrystalline and polycrystal Si.

Wolf et al. discloses structures formed by epitaxial deposition of both single-crystalline and poly-crystalline Si. Wolf discloses simultaneous monocrystalline and poly-crystalline deposition of Si on page 155 (see b in Fig. 28).

It would have been obvious to combine the discloses of Clark et al. and Wolf et al. to one of ordinary skill in the art at the time of the invention because Wolf et al. discloses known epitaxial structures and Clark et al. suggests (col. 24 lines 1-10) using conventional techniques (and thus structures) to form the micromechanical device.

In respect to claim 11, it would have been obvious to one of ordinary skill in the art at the time of the present invention to form epitaxial monocrystalline

Art Unit: 1765

and polysilicon structures because such conventional structures were known in the art and such conventional structure were suggested for use by Clark et al.

In respect to claim 19, it would have been obvious to one of ordinary skill in the art at the time of the present invention to produce a micro-mechanical component by providing a substrate, a functional plane on the substrate, a covering plane on the micro-mechanical functional plane, providing on the functional plane regions for polycrystal and monocrystal growth, epitaxially depositing poly and mono crystalline Si at the same time on the functional plane and providing a circuit trace on the covering plane because Clark et al. suggests (col. 24 lines 1-10) using conventional techniques (and thus structures) to form the micro-mechanical device and Wolf et al. discloses the simultaneous deposition of poly and mono crystalline Si in order to form conventional structures.

8. Claim 16 is rejected under 35 U.S.C. 103(a) as being unpatentable over Clark et al. (US 6,067,858) in view of Sliwa et al. (US 5,075,253).

Clark does not disclose flip chip connection elements in the printed circuit trace plane.

Sliwa et al. discloses flip-chip structures formed on IC devices. The flip-chip structures are described as conventional for solder points to allow integration of the IC device into a larger device. (see Fig. 17 and the description in col. 23 lines 35-55)

Art Unit: 1765

It would have been obvious to combine the discloses of Clark et al. and Sliwa et al. to one of ordinary skill in the art at the time of the invention because Sliwa et al. discloses known conventional flip-chip structures and Clark et al. suggests (col. 24 lines 1-10) using conventional techniques (and thus structures) to form the micro-mechanical device. Motivation for combination is the suggested utility of integration in Sliwa et al.

It would have been obvious to one of ordinary skill in the art at the time of the present invention to include flip-chip structures because such would allow the device to be connected to further devices to form more complex devices.

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Matthew A. Anderson whose telephone number is (571) 272-1459. The examiner can normally be reached on M-F, 8:30-5.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Nadine Norton can be reached on (571) 272-1465. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Page 8

Application/Control Number: 10/018,180

Art Unit: 1765

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

NADINE G. NORTON SUPERVISORY PATENT EXAMINER

MAA January 5, 2005